

April 2007

HI-8570, HI-8571

ARINC 429 +/- 5V Supply Line Driver

DESCRIPTION

The HI-8570 and HI-8571 are CMOS integrated circuits designed to directly drive the ARINC 429 bus in an 8-pin package. Two logic inputs control a differential voltage between the output pins producing a +10 volt One, a -10 volt Zero, and a 0 volt Null.

A logic input is provided to control the slope of the differential output signal. Timing is set by an on-chip resistor and capacitor and tested to be within ARINC requirements.

The HI-8570 has 37.5 ohms in series with each line driver output. The HI-8571 provides the option to bypass part of the output resistance so external resistance may be added for lightning protection circuits.

The HI-8570 or the HI-8571 along with the HI-8588 line receiver offer the smallest options available to get on and off the ARINC 429 bus.

FEATURES

- Direct ARINC 429 line driver interface in a small package
- On-chip line driver slope control and selection by logic input
- Low current 5 volt supplies
- CMOS / TTL logic pins
- Plastic and ceramic package options surface mount and DIP
- Thermally enhanced SOIC packages
- Mil processing available

PIN CONFIGURATION

SLP1.5 1	•	8 V+
TX0IN 2		7 TXBOUT
TX1IN 3		6 TXAOUT
GND 4		5 V-

SUPPLY VOLTAGES

V+ = +5V V- = -5V

FUNCTION TABLE

TX1IN	TX0IN	SLP1.5	TXAOUT	TXBOUT	SLOPE
0	0	Х	0V	0V	N/A
0	1	0	-5V	5V	10μs
0	1	1	-5V	5V	1.5μs
1	0	0	5V	-5V	10μs
1	0	1	5V	-5V	1.5μs
1	1	Х	0V	0V	N/A

PIN DESCRIPTION TABLE

PIN	SYMBOL	FUNCTION	DESCRIPTION
1	SLP 1.5	LOGIC INPUT	CMOS OR TTL, V+ IS OK
2	TX0IN	LOGIC INPUT	CMOS OR TTL
3	TX1IN	LOGIC INPUT	CMOS OR TTL
4	GND	POWER	GROUND
5	V-	POWER	-5 VOLTS
6	TXAOUT	OUTPUT	LINE DRIVER TERMINAL A
7	TXBOUT	OUTPUT	LINE DRIVER TERMINAL B
8	V+	POWER	+5 VOLTS

FUNCTIONAL DESCRIPTION


Figure 1 is a block diagram of the line driver. The +5V and -5V levels are generated from the supply voltages. Currents for slope control are set by zener voltages across on-chip resistors.

The TX0IN and TX1IN inputs receive logic signals from a control transmitter chip such as the HI-6010, HI-3282, HI-8282A, HI-8584 or HI-8783. TXAOUT and TXBOUT hold each side of the ARINC bus at Ground until one of the inputs becomes a One. If for example TX1IN goes high, a charging path is enabled to 5V on an "A" side internal capacitor while the "B" side is enabled to -5V. The charging current is selected by the SLP1.5 pin. If the SLP1.5 pin is high, the capacitor is nominally charged from 10% to 90% in 1.5 μ s. If SLP1.5 is low, the rise and fall times are 10 μ s.

A unity gain buffer receives the internally generated slopes and differentially drives the ARINC line. Current is limited by the series output resistors at each pin. There are no fuses at the outputs of the HI-8570 as exists on the HI-8382.


The HI-8570 has 37.5 ohms in series with each output and the HI-8571 has 27.5 ohms in series with each output. The HI-8571 is for applications where external series resistance is required, typically for lightning protection devices.

Both the HI-8570 and HI-8571 are built using high-speed CMOS technology. Care should be taken to ensure the V+ and V- supplies are locally decoupled and that the input waveforms are free from negative voltage spikes which may upset the chip's internal slope control circuitry.



APPLICATION INFORMATION

Figure 2 shows a possible application of the HI-8570/8571 interfacing an ARINC transmit channel from the HI-6010.



ABSOLUTE MAXIMUM RATINGS

Voltages referenced to Ground

Supply voltages V++7V V7V
DC current per input pin+10mA
Power dissipation at 25°C plastic DIL1.0W, derate 10mW/°C ceramic DIL0.5W, derate 7mW/°C
Solder Temperature275°C for 10 sec
Storage Temperature65°C to +150°C

RECOMMENDED OPERATING CONDITIONS

1	+4.8V to +5.3V 5.3V to -4.8V
Hi-Temp Screenin	ng40°C to +85°C lg55°C to +125°C l55°C to +125°C

NOTE: Stresses above absolute maximum ratings or outside recommended operating conditions may cause permanent damage to the device. These are stress ratings only. Operation at the limits is not recommended.

DC ELECTRICAL CHARACTERISTICS

V+ = +5V, V- = -5V, $T_A = Operating Temperature Range (unless otherwise stated)$

PARAMETERS	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input voltage (TX1IN, TX0IN, SLP1.5) high low	VIH VIL		2.1 -	-	V+ 0.5	volts volts
Input current (TX1IN, TX0IN, SLP1.5) source sink	lih lil	VIN = 0V VIN = 5V	-	-	0.1 0.1	μΑ μΑ
ARINC output voltage (Differential) one zero null	VDIFF1 VDIFF0 VDIFFN	no load; TXAOUT - TXBOUT no load; TXAOUT - TXBOUT no load; TXAOUT - TXBOUT	9.00 -11.00 -0.50	10.00 -10.00 0	11.00 -9.00 0.50	volts volts volts
ARINC output voltage (Ref. to GND) one or zero null	VDOUT VNOUT	no load & magnitude at pin no load	4.50 -0.25	5.00 0	5.50 0.25	volts volts
Operating supply current V+ V-	IDD IEE	SLP1.5 = V+ TX1IN & TX0IN = 0V: no load TX0IN & TX1IN = 0V: no load		6.0 -6.0	10.0	mA mA
ARINC output impedence HI-8570 HI-8571	Zout		-	37.5 27.5	-	ohms ohms


AC ELECTRICAL CHARACTERISTICS

V+ = 5.0V, V- = -5V, $T_A = Operating Temperature Range (unless otherwise stated)$

PARAMETERS	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Line Driver propagation delay		defined in Figure 3, no load				
Output high to low	t phlx		-	500	-	ns
Output low to high	t plhx		-	500	-	ns
Line Driver transition times						
High Speed		SLP 1.5 = V+				
Output high to low	t fx	pin 1 = logic 1	1.0	1.5	2.0	μs
Output low to high	t _{rx}	pin 1 = logic 1	1.0	1.5	2.0	μs
Low Speed		SLP 1.5 = GND				
Output high to low	t fx	pin 1 = logic 0	5.0	10.0	15.0	μs
Output low to high	t rx	pin 1 = logic 0	5.0	10.0	15.0	μs
Input capacitance (1)						
logic	C _{IN}		-	-	10	рF

Notes:

1. Guaranteed but not tested



PACKAGE THERMAL CHARACTERISTICS

Maximum ARINC Load

PACKAGE STYLE ¹	ARINC 429	SUPPL	Y CURRE	NT (mA) ²	JUNCTION TEMP, Tj °C			
	DATA RATE	Ta = 25°C	Ta = 85°C	Ta = 125°C	Ta = 25°C	Ta = 85°C	Ta = 125°C	
8 Lead Plastic ESOIC⁵	Low Speed ³	20.98	20.96	20.96	38.24	98.34	138.92	
	High Speed⁴	26.40	26.16	25.96	44.78	104.66	144.59	

TXAOUT and TXBOUT Shorted to Ground 6,7,8

PACKAGE STYLE ¹	ARINC 429	SUPPL	Y CURRE	NT (mA) ²	JUNCT	ΓΙΟΝ TEMP, Tj °C		
	DATA RATE	Ta = 25°C	Ta = 85°C	Ta = 125°C	Ta = 25°C	Ta = 85°C	Ta = 125°C	
8 Lead Plastic ESOIC⁵	Low Speed ³	30.26	29.22	28.46	53.75	112.76	152.04	
	High Speed⁴	30.44	29.42	28.68	53.92	112.95	152.25	

Notes:


- 1. All data taken in still air.
- 2. At 100% duty cycle, 5V power supplies.
- 3. Low Speed: Data Rate = 12.5 Kbps, Load: R = 400 Ohms, C = 30 nF.
- 4. High Speed: Data Rate = 100 Kbps, Load: R = 400 Ohms, C = 10 nF. Data not presented for C = 30 nF as this is considered unrealistic for high speed operation.
- 5. 8 Lead Plastic ESOIC (Thermally enhanced SOIC with built in heat sink). Heat sink not soldered.
- 6. Similar results would be obtained with TXAOUT shorted to TXBOUT.
- 7. For applications requiring survival with continuous short circuit, operation above Tj = 175°C is not recommended.
- 8. Data will vary depending on air flow and the method of heat sinking employed.

HEAT SINK - ESOIC PACKAGES

An 8-pin thermally enhanced SOIC package is used for the HI-8570/HI-8571 products. The ESOIC package includes a metal heat sink located on the bottom surface of the device. This heat sink should be soldered down to the printed circuit board for optimum thermal dissipation. The

heat sink is electrically isolated from the chip and can be soldered to any ground or power plane. However, since the chip's substrate is at V+, connecting the heat sink to this power plane is recommended to avoid coupling noise into the circuit.

ORDERING INFORMATION



Legend: ESOIC - Thermally Enhanced Small Outline Package (SOIC) with built-in heat sink


HI-8570 / HI-8571 PACKAGE DIMENSIONS

8-PIN PLASTIC SMALL OUTLINE (ESOIC) - NB

(Narrow Body, Thermally Enhanced)

inches (millimeters)

Package Type: 8HNE





BSC = "Basic Spacing between Centers" is theoretical true position dimension and has no tolerance. (JEDEC Standard 95)


8-PIN PLASTIC DIP

inches (millimeters)

Package Type: 8P







BSC = "Basic Spacing between Centers" is theoretical true position dimension and has no tolerance. (JEDEC Standard 95)



HI-8570 / HI-8571 PACKAGE DIMENSIONS

